




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | | |
|--|--|----|---|
| (51) International Patent Classification ⁷ : H01L 29/788 | | A1 | (11) International Publication Number: WO 00/60672 |
| | | | (43) International Publication Date: 12 October 2000 (12.10.00) |
| (21) International Application Number: PCT/EP00/02082 | | | (81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). |
| (22) International Filing Date: 9 March 2000 (09.03.00) | | | |
| (30) Priority Data: 99201020.7 31 March 1999 (31.03.99) EP | | | |
| (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). | | | |
| (72) Inventor: SCHRÖDER, Hans, U.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). | | | |
| (74) Agent: HOUBIERS, Ernest, E., M., G.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). | | | Published <i>With international search report.</i> |

(54) Title: SEMICONDUCTOR DEVICE COMPRISING A NON-VOLATILE MEMORY CELL



(57) Abstract

In customary EPROM processes, where the control gate is formed by a conductive poly layer on top of the floating gate, two poly layers are provided. An EPROM cell in accordance with the invention comprises a control gate formed by a well (10) of the second conductivity type, provided in a surface region (2) of a first conductivity type. The floating gate (9) extends above the well and is operated from said well by a thin gate oxide (11). The well (10) is provided with a contact region (14) of the second conductivity type, which is self-aligned with respect to the floating gate. As a result, the EPROM process only requires a single poly layer. Due to the fact that the well forming the control gate can be provided before the deposition of the poly layer, the EPROM process is compatible with standard CMOS processes. In addition, since the well is free of regions of the first conductivity type, the device is free of latch-up.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | | | |
|----|--------------------------|----|--|----|--|----|--------------------------|
| AL | Albania | ES | Spain | LS | Lesotho | SI | Slovenia |
| AM | Armenia | FI | Finland | LT | Lithuania | SK | Slovakia |
| AT | Austria | FR | France | LU | Luxembourg | SN | Senegal |
| AU | Australia | GA | Gabon | LV | Latvia | SZ | Swaziland |
| AZ | Azerbaijan | GB | United Kingdom | MC | Monaco | TD | Chad |
| BA | Bosnia and Herzegovina | GE | Georgia | MD | Republic of Moldova | TG | Togo |
| BB | Barbados | GH | Ghana | MG | Madagascar | TJ | Tajikistan |
| BE | Belgium | GN | Guinea | MK | The former Yugoslav Republic of Macedonia | TM | Turkmenistan |
| BF | Burkina Faso | GR | Greece | ML | Mali | TR | Turkey |
| BG | Bulgaria | HU | Hungary | MN | Mongolia | TT | Trinidad and Tobago |
| BJ | Benin | IE | Ireland | MR | Mauritania | UA | Ukraine |
| BR | Brazil | IL | Israel | MW | Malawi | UG | Uganda |
| BY | Belarus | IS | Iceland | MX | Mexico | US | United States of America |
| CA | Canada | IT | Italy | NE | Niger | UZ | Uzbekistan |
| CF | Central African Republic | JP | Japan | NL | Netherlands | VN | Viet Nam |
| CG | Congo | KE | Kenya | NO | Norway | YU | Yugoslavia |
| CH | Switzerland | KG | Kyrgyzstan | NZ | New Zealand | ZW | Zimbabwe |
| CI | Côte d'Ivoire | KP | Democratic People's Republic of Korea | PL | Poland | | |
| CM | Cameroun | KR | Republic of Korea | PT | Portugal | | |
| CN | China | KZ | Kazakhstan | RO | Romania | | |
| CU | Cuba | LC | Saint Lucia | RU | Russian Federation | | |
| CZ | Czech Republic | LI | Liechtenstein | SD | Sudan | | |
| DE | Germany | LK | Sri Lanka | SE | Sweden | | |
| DK | Denmark | LR | Liberia | SG | Singapore | | |
| EE | Estonia | | | | | | |

Semiconductor device comprising a non-volatile memory cell.

The invention relates to a semiconductor device comprising a semiconductor body which is provided at a surface with a non-volatile memory element in the form of a field effect transistor with a floating gate, said semiconductor body including a surface area of a first conductivity type which borders on the surface, in which surface area two surface regions are provided of the opposite, i.e. the second, conductivity type which form a source region and a drain region and are separated from each other by an intermediate channel region of the first conductivity type, the floating gate being arranged above the channel region in the form of a conductive layer which is electrically insulated from the channel region by an electrically insulating layer and extends over the electrically insulating layer and above a third surface region of the second conductivity type, hereinafter referred to as well, which extends from the surface to a greater depth in the semiconductor body than the source and drain regions of the transistor and is capacitively coupled to the floating gate via the electrically insulating layer, and said well being provided with a connection including a fourth surface region, hereinafter referred to as connection region, of the second conductivity type, which is provided in the well of the second conductivity type and has a higher doping concentration than the well. Such a device is known, inter alia, from United States patent US-A 5,465,231 by Ohsaki.

Together with a number of similar cells, memory cells of the above-described type may form part of a memory for storing digital data in the form of electric charge on the floating gate. The cell may also be used, either individually or together with a few other cells, for analog applications, for example for offset compensation.

In conventional embodiments, the control gate is formed by a conductive layer which is provided above the floating gate and is electrically insulated therefrom by an inter-gate dielectric layer. Generally, both the floating gate and the control gate are made from polycrystalline, doped silicon (poly), so that the process includes at least two layers of poly. A memory cell with a poly layer is often desired, which can be attributed, among other things, to the fact that in standard CMOS processes only a single poly layer is used. Such a cell is proposed, inter alia, in the above-mentioned patent by Ohsaki. The cell described therein comprises an NMOS transistor with a floating gate, in which an n-well which serves as the

control gate is provided next to the transistor in the p-type silicon. The floating gate extends above the n-well and is strongly capacitively coupled therewith. The n-well is provided with an electric connection with a heavily doped n-type contact region, which is provided in the well and which serves to apply suitable voltages to the well and hence the floating gate. The contact region is situated at the edge of the well. In the n-well, directly next to the floating gate (viewed in a direction transverse to the surface) two p-type regions are provided on either side of the gate, which are conductively connected to the n-type contact region. The p-type regions and the floating gate together form a p-MOS transistor the gate of which is connected to the floating gate of the n-MOS memory transistor and the source and drain of which are connected to the n-well. During writing or programming, a positive voltage is applied to the n-well, thereby causing a p-type inversion channel to be formed in the channel region of the p-MOS transistor. Since the potential of the floating gate increases at the same time, also in the n-MOS transistor an inversion channel is induced. The formation of the p-type inversion channel in the n-well is favorable because the potential of the floating gate is determined by the ratio of the capacitance between the gate and the p-type channel in the well to the capacitance between the gate and the n-type channel in the memory transistor. A disadvantage of this device resides in that the cell takes up relatively much space. In addition, computer simulations show that the potential of the p-type inversion layer in the n-well, and hence also the potential of the floating gate, depends upon the distance between the channel and the n-type contact region. In addition, the presence of the p-type regions in the well lead to the formation of parasitic pnnp structures which, at the relatively high write voltages, may give rise to latch-up problems.

It is an object of the invention to provide, inter alia, a non-volatile, one-layer poly cell in which these drawbacks are at least substantially obviated.

To achieve this, a semiconductor device of the type described in the opening paragraph is characterized in accordance with the invention in that the connection region and the floating gate are in alignment, the part of the well which, viewed on the surface, is situated directly next to the floating gate being entirely of the second conductivity type. The invention is, inter alia, based on the realization that as a result of the relatively light doping concentration in the n-well in a state of thermal equilibrium, the number of holes present in the well is already sufficient to form a p-type inversion layer below the gate at a rate which is sufficiently high for programming a memory cell. By virtue thereof, p-type regions situated next to the gate in the known device can be replaced by n-type regions of the same conductivity type as the n-well, which n-type regions can consequently be used as a connection for the n-well. Since p-type regions are not necessary, also the risk of latch-up is

considerably reduced. Since, in addition, the n-type connection region can be provided directly next to the gate, the surface potential below the gate is always properly defined and no longer depends upon the distance between the floating gate and the connection region.

Advantageous embodiments are described in the sub-claims.

These and other aspects of the invention will be apparent from and elucidated with reference to an embodiment described hereinafter. In the drawings:

Fig. 1 is a schematic, plan view of a semiconductor device in accordance with the invention;

Fig. 2a is a sectional view of this semiconductor device, taken on the line IIa-IIa;

Fig. 2b is a sectional view of this device, taken on the line IIb-IIb;

Fig. 3 shows the connection between the change of the threshold voltage and the voltage applied to the n-well.

In the drawing, a single non-volatile memory cell is shown. Together with a large number of other, similar cells, this cell may be arranged in a matrix of rows (words) and columns so as to form a non-volatile, programmable memory. In a different embodiment, the cell is used as a programmable element for, for example, offset compensation in an integrated circuit for analog applications.

The device comprises a semiconductor body 1 of, for example, silicon having a surface area 2 of a first conductivity type, in this example the p-type, which surface area borders on a surface 3. Here, the surface area 2 is formed by a layer which has been epitaxially deposited on the p-type substrate. In this embodiment, the doping concentrations of the layer 2 and the substrate 3 may be chosen independently. Of course, it is alternatively possible to use a semiconductor body having a different structure, such as a structure whereby the semiconductor body is exclusively formed by a uniformly doped substrate. For the memory element, a p-type well 4 is additionally formed in the p-type epi layer 2, in this example. The invention may however also be advantageously used in embodiments which do not comprise the well 4. The memory element is formed by a field effect transistor including an n-type source 5 and an n-type drain 6, which are provided as heavily doped surface regions in the p-type well 4. Above the channel region 7, between the source and the drain, and electrically insulated therefrom by a thin dielectric layer 8, in this example silicon oxide, there is provided a floating gate 9 which is entirely surrounded by electrically insulating material. The floating gate 9 extends over the surface and above a third surface region 10 of the second conductivity

type, which in this example is the n-type, which extends, from the surface, deeper into the semiconductor body than the source and drain regions 5 and 6, and which will hereinafter be referred to as n-well. Said n-well is separated by a thin dielectric layer 11 from the floating gate 9 and capacitively strongly coupled to the gate 9 via the layer 11. To control the potential of the gate 9, the n-well 10 is provided with an electrical connection 12 which via contacts 13 and a heavily doped n-type connection region 14 in the n-well 10 is connected with the n-well. In accordance with the invention, the connection region and the gate 9 are in alignment, and, at least the part of the n-well which (seen on the surface) is situated directly next to the gate 9, is entirely of the n-type. In this example, the connection region 14 comprises two sub-regions 14a and 14b which are situated on either side of the gate 9 and which may be provided, in the same manner as the source and the drain, so as to be self-aligned with respect to the gate. Relative to the known device, space is saved in that an additional contact region at some distance from the gate is not required. Since there is no p-type region in the n-well 10, there is no lateral pnpn structure either between the n-well 10 and the p-well 4, so that also the risk of latch-up is reduced. Since, in addition, the connection region 14 is provided in a self-aligned manner with respect to the gate, the distance between the connection region 14 and the region 15 in the n-well below the floating gate 9, and hence the surface potential in the region 15, is well defined. Since the control gate of the non-volatile memory cell is formed by the n-well and, in addition, in a standard CMOS process, such a well is formed before the poly layer is deposited, the device can be manufactured using a standard one-layer poly-CMOS process. The n-well 10 and the p-well 4 are provided in active regions of the semiconductor body 1, which are defined by a pattern 16 of, for example, thick field oxide or a shallow trench isolation. The active region in the n-well has a larger width than the active region of the transistor, so that the capacitance between the gate 9 and the n-well is greater than the capacitance between the gate 9 and the channel region 7 in the p-well 4. The source 5 of the floating gate transistor is connected via a contact 17 and a conductor 18 to a node which is at a reference voltage, for example ground potential. The drain of this transistor is connected via a contact 19 to a conductor 20 which, in the case of a memory, forms a bit line (in which case the conductor 12 forms a word line). It is noted that the gate 9 is represented, in the example, by a poly strip of uniform width. Of course, this is not necessary. If desired, the poly strip may have a greater width above the n-well than above the p-well 4, for example to obtain a more favorable ratio between the capacitances of, on the one hand, the gate and, on the other hand, the p-well and the n-well. The cell can be operated in the following manner:

Writing: for programming, use can be made of an injection by hot electrons.

For this purpose, a high positive voltage in the form of a pulse is applied via the word line 12 to the n-well 10. The capacitive coupling causes a part of this voltage to be transferred to the floating gate, so that an n-type channel is induced in the channel region 7 of the transistor.

5 Source 5 and p-well 4 are grounded, while a positive voltage is applied to the drain 6. The value of the drain voltage must be high enough to form hot electrons. The drain current causes hot electrons to be injected on the floating gate 9 which, as a result, becomes negatively charged, so that the threshold voltage of the non-volatile memory cell increases. In Fig. 3, the change of the threshold voltage ΔV (vertical axis) is plotted as a function of the voltage pulse
10 V on the n-well (horizontal axis) for a specific embodiment. In the case of line 22, the drain voltage was 3 V, in the case of line 23, the drain voltage was 4 V. At a drain voltage of 2 V, the threshold voltage demonstrated practically no change. In all cases, the write time was approximately 10 ms. Fig. 3 shows that a favorable write condition can be obtained, inter alia, at a drain voltage of 4 V and a voltage of 7 V on the word line. In this case, the threshold
15 voltage increases to approximately 4 V.

Reading: for reading, a voltage is applied to the word line 12 which is approximately the median value of the threshold voltage of the programmed cell and the initial threshold voltage of approximately 1 V. A low positive voltage, for example 0.15 V, is applied to the drain (if the source is grounded). Dependent upon the stored information, the transistor
20 is either conducting or non-conducting.

Erasing: the cell can be erased in various ways. A favorable method was obtained in the relevant embodiment by exposure to UV radiation. However, other ways of erasing which are known per se, such as electrical erasing, may also be used.

It will be obvious that the invention is not limited to the example given herein,
25 and that within the scope of the invention many variations are possible to those skilled in the art. For example, in the example given herein, the conductivity types may be reversed. For programming, use can also be made of the Fowler-Nordheim tunnel effect. In addition, the device can be erased electrically instead of by exposure to UV radiation.

CLAIMS:

1. A semiconductor device comprising a semiconductor body which is provided at a surface with a non-volatile memory element in the form of a field effect transistor with a floating gate, said semiconductor body including a surface area of a first conductivity type which borders on the surface, in which surface area two surface regions are provided of the
5 opposite, i.e. the second, conductivity type which form a source region and a drain region and are separated from each other by an intermediate channel region of the first conductivity type, the floating gate being arranged above the channel region in the form of a conductive layer which is electrically insulated from the channel region by an electrically insulating layer and extends over the electrically insulating layer and above a third surface region of the second
10 conductivity type, hereinafter referred to as well, which extends from the surface to a greater depth in the semiconductor body than the source and drain regions of the transistor and is capacitively coupled to the floating gate via the electrically insulating layer, and said well being provided with a connection including a fourth surface region, hereinafter referred to as connection region, of the second conductivity type, which is provided in the well of the second
15 conductivity type and has a higher doping concentration than the well, characterized in that the connection region and the floating gate are in alignment, the part of the well which, viewed on the surface, is situated directly next to the floating gate being entirely of the second conductivity type.
- 20 2. A semiconductor device as claimed in claim 1, characterized in that the connection region comprises two sub-regions which extend on two opposite sides of the floating gate, namely, viewed on the surface, next to the floating gate in the well.
3. A semiconductor device as claimed in claim 1 or 2, characterized in that the
25 thickness of the dielectric layer between the floating gate and the well is equal, or at least substantially equal to the thickness of the dielectric layer above the channel region of the transistor.

4. A semiconductor device as claimed in claim 3, characterized in that the well includes a peripheral portion which is covered by a part of the dielectric layer having a relatively large thickness, and a central portion which is covered by a part of the dielectric layer having a relatively small thickness, the floating gate and the sub-regions of the
5 connection region situated on either side of the floating gate extending across the entire width of said central portion of the well.

1/2




FIG. 1




FIG. 2b

FIG. 2a

2/2




FIG. 3

INTERNATIONAL SEARCH REPORT

Intern. Appl. No.

PCT/EP 00/02082

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L29/788

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| X | PATENT ABSTRACTS OF JAPAN vol. 15, no. 209 (E-1072), 28 May 1991 (1991-05-28) & JP 03 057280 A (MITSUBISHI ELECTRIC CORP), 12 March 1991 (1991-03-12) abstract | 1-4 |
| A | US 5 465 231 A (OHSAKI) 7 November 1995 (1995-11-07) cited in the application the whole document | 1-4 |
| A | EP 0 471 131 A (SGS-THOMSON MICROELECTRONICS S.R.L.) 19 February 1992 (1992-02-19) the whole document | 1-4 |

-/-

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"Z" document member of the same patent family

Date of the actual completion of the international search

8 June 2000

Date of mailing of the international search report

16/06/2000

Name and mailing address of the ISA
European Patent Office, P.B. 5816 Patentsaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Bailliet, B

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/EP 00/02082

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| A | LEE N -I ET AL: "HIGH-PERFORMANCE EEPROMS USING N- AND P-CHANNEL POLYSILICON THIN-FILM TRANSISTORS WITH ELECTRON CYCLOTRON RESONANCE N2O-PLASMA OXIDE" IEEE ELECTRON DEVICE LETTERS,US,IEEE INC. NEW YORK, vol. 20, no. 1, 1 January 1999 (1999-01-01), pages 15-17, XP000790978 ISSN: 0741-3106 the whole document | 1 |

INTERNATIONAL SEARCH REPORT

...formation on patent family members

International Application No

PCT/EP 00/02082

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|---|---------------------|--|--|
| JP 03057280 A | 12-03-1991 | NONE | |
| US 5465231 A | 07-11-1995 | JP 2596695 B JP 6334190 A EP 0623959 A | 02-04-1997 02-12-1994 09-11-1994 |
| EP 471131 A | 19-02-1992 | DE 69032937 D DE 69032937 T JP 4359477 A US 5479367 A US 5307312 A | 18-03-1999 17-06-1999 11-12-1992 26-12-1995 26-04-1994 |